This book constitutes the refereed proceedings of the 15th International Workshop on Power and Timing Optimization and Simulation, PATMOS 2005, held in Leuven, Belgium in September 2005. The 74 revised full papers presented were carefully reviewed and selected from numerous submissions. The papers are organized in topical sections on low-power processors, code optimization for low-power, high-level design, telecommunications and signal processing, low-power circuits, system-on-chip design, busses and interconnections, modeling, design automation, low-power techniques, memory and register files, applications, digital circuits, and analog and physical design.SynopsysAr Design Compiler Usera#39;s Manual Version 2004.12 7 ... Rabaey, J. M.; Chandrakasn, A.; Nikolic, B: Digital Integrated Circuits: A Design Perspective, 2ndedition, Prentice-Hall 2003 1 1. Kogge, P. M; Stone, H. S.: A Parallel Algorithm for Efficient Solution of a General Class of Recursive Equations, IEEE Transactionsanbsp;...
|Title||:||Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation|
|Author||:||Vassilis Paliouras, Johan Vounckx, Diederik Verkest|
|Publisher||:||Springer - 2005-10-06|