This book provides a guide to Static Random Access Memory (SRAM) bitcell design and analysis to meet the nano-regime challenges for CMOS devices and emerging devices, such as Tunnel FETs. Since process variability is an ongoing challenge in large memory arrays, this book highlights the most popular SRAM bitcell topologies (benchmark circuits) that mitigate variability, along with exhaustive analysis. Experimental simulation setups are also included, which cover nano-regime challenges such as process variation, leakage and NBTI for SRAM design and analysis. Emphasis is placed throughout the book on the various trade-offs for achieving a best SRAM bitcell design. Provides a complete and concise introduction to SRAM bitcell design and analysis; Offers techniques to face nano-regime challenges such as process variation, leakage and NBTI for SRAM design and analysis; Includes simulation set-ups for extracting different design metrics for CMOS technology and emerging devices; Emphasizes different trade-offs for achieving the best possible SRAM bitcell design.36(1), 19a34 (1993). doi:10.1016/0038-1101(93)90065-X. ... 251a254 (2008). doi:10.1109/SOCC.2008.4641522 Singh, J., Pradhan, D.K., Hollis, S., Mohanty, S.P., Mathew, J.: Single ended 6T SRAM with isolated read-port for low-poweranbsp;...
|Title||:||Robust SRAM Designs and Analysis|
|Author||:||Jawar Singh, Saraju P. Mohanty, Dhiraj Pradhan|
|Publisher||:||Springer Science & Business Media - 2012-08-01|