It is possible to take advantage of this observation to omit some of the test sequences and the corresponding reset states. ... Theorem 2). (3) The sequential circuit test generation procedure we use is not complete, i.e., it may not be able to anbsp;...
|Title||:||Tenth International Conference on VLSI Design|
|Publisher||:||IEEE Computer Society - 1997-01-01|